bslathi19/PeakRDL-BusDecoder
1
0
Fork 0
Code Issues Actions Packages Projects Releases Wiki Activity

fix cocotb units deprecation

Browse Source
This commit is contained in:
Arnav Sacheti
2026-02-03 05:41:48 +00:00
parent caad523b06
commit 2abf7cf7f2
6 changed files with 51 additions and 51 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
tests/cocotb/axi4lite/smoke/test_variable_depth.py
View File

@@ -89,7 +89,7 @@ async def test_depth_1(dut):
inner1.RDATA.value = 0
inner1.RRESP.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x0 (should select inner1)
inner1.AWREADY.value = 1
@@ -100,7 +100,7 @@ async def test_depth_1(dut):
s_axil.WDATA.value = 0x12345678
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(inner1.AWVALID.value) == 1, "inner1 write address valid must be set"
assert int(inner1.WVALID.value) == 1, "inner1 write data valid must be set"
@@ -138,7 +138,7 @@ async def test_depth_2(dut):
master.RDATA.value = 0
master.RRESP.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x0 (should select reg1)
reg1.AWREADY.value = 1
@@ -149,7 +149,7 @@ async def test_depth_2(dut):
s_axil.WDATA.value = 0xABCDEF01
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(reg1.AWVALID.value) == 1, "reg1 must be selected for address 0x0"
assert int(inner2.AWVALID.value) == 0, "inner2 should not be selected"
@@ -159,7 +159,7 @@ async def test_depth_2(dut):
s_axil.WVALID.value = 0
reg1.AWREADY.value = 0
reg1.WREADY.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x10 (should select inner2)
inner2.AWREADY.value = 1
@@ -170,7 +170,7 @@ async def test_depth_2(dut):
s_axil.WDATA.value = 0x23456789
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(inner2.AWVALID.value) == 1, "inner2 must be selected for address 0x10"
assert int(reg1.AWVALID.value) == 0, "reg1 should not be selected"
@@ -209,7 +209,7 @@ async def test_depth_0(dut):
master.RDATA.value = 0
master.RRESP.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x0 (should select reg1)
reg1.AWREADY.value = 1
@@ -220,7 +220,7 @@ async def test_depth_0(dut):
s_axil.WDATA.value = 0x11111111
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(reg1.AWVALID.value) == 1, "reg1 must be selected for address 0x0"
assert int(reg2.AWVALID.value) == 0, "reg2 should not be selected"
@@ -231,7 +231,7 @@ async def test_depth_0(dut):
s_axil.WVALID.value = 0
reg1.AWREADY.value = 0
reg1.WREADY.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x10 (should select reg2)
reg2.AWREADY.value = 1
@@ -242,7 +242,7 @@ async def test_depth_0(dut):
s_axil.WDATA.value = 0x22222222
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(reg2.AWVALID.value) == 1, "reg2 must be selected for address 0x10"
assert int(reg1.AWVALID.value) == 0, "reg1 should not be selected"
@@ -253,7 +253,7 @@ async def test_depth_0(dut):
s_axil.WVALID.value = 0
reg2.AWREADY.value = 0
reg2.WREADY.value = 0
await Timer(1, units="ns")
await Timer(1, unit="ns")
# Write to address 0x14 (should select reg2b)
reg2b.AWREADY.value = 1
@@ -264,7 +264,7 @@ async def test_depth_0(dut):
s_axil.WDATA.value = 0x33333333
s_axil.WSTRB.value = 0xF
await Timer(1, units="ns")
await Timer(1, unit="ns")
assert int(reg2b.AWVALID.value) == 1, "reg2b must be selected for address 0x14"
assert int(reg1.AWVALID.value) == 0, "reg1 should not be selected"