bslathi19/PeakRDL-BusDecoder
1
0
Fork 0
Code Issues Actions Packages Projects Releases Wiki Activity
Files
b4f9eaff71567147979aa2821ba4bd413743101e
PeakRDL-BusDecoder/README.md
Arnav Sacheti b4f9eaff71 regblock -> busdecoder
2025-10-10 22:30:59 -07:00

941 B
Raw Blame History

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-busdecoder

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-busdecoder Documentation for more details

Reference in New Issue View Git Blame Copy Permalink