bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Remove green checkmarks now that most things are supported

Browse Source
This commit is contained in:
Alex Mykyta
2022-11-10 19:57:11 -08:00
parent c54aa894f5
commit 10f08f7865
4 changed files with 15 additions and 141 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
docs/props/signal.rst
View File

@@ -7,27 +7,22 @@ Signal Properties
activehigh/activelow
--------------------
|OK|
Only relevant for signals used as resets. Defines the reset signal's polarity.
sync/async
----------
|OK|
Only supported for signals used as resets to infer edge-sensitive reset.
Ignored in all other contexts.
cpuif_reset
-----------
|OK|
Specify that this signal shall be used as alternate reset signal for the CPU
interface for this regblock.
field_reset
-----------
|OK|
Specify that this signal is used as an alternate reset signal for all fields
instantiated in sub-hierarchies relative to this signal.