bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix misinterpretation of swacc behavior. Is asserted on both sw read and write. #21

Browse Source
This commit is contained in:
Alex Mykyta
2022-11-07 22:45:51 -08:00
parent 0edb36f07e
commit 32f102263b
3 changed files with 19 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
docs/props/field.rst
View File

@@ -42,9 +42,9 @@ swacc
^^^^^
|OK|
If true, infers an output signal ``hwif_out..swacc`` that is asserted on the
same clock cycle that the field is being sampled during a software read
operation.
If true, infers an output signal ``hwif_out..swacc`` that is asserted when
accessed by software. Specifically, on the same clock cycle that the field is
being sampled during a software read operation, or as it is being written.
.. wavedrom::

4
docs/props/rhs_props.rst
View File

@@ -22,8 +22,8 @@ field -> swacc
^^^^^^^^^^^^^^
|EX|
Single-cycle strobe that indicates the field is being sampled during a software
read operation.
Single-cycle strobe that indicates the field is being accessed by software
(read or write).
field -> swmod