bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix axi4-lite write strobe width. #68

Browse Source
This commit is contained in:
Alex Mykyta
2023-09-28 21:18:11 -07:00
parent 639cafc28b
commit 333853b925
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/peakrdl_regblock/cpuif/axi4lite/axi4lite_tmpl.sv
View File

@@ -8,7 +8,7 @@ logic axil_awvalid;
logic [{{cpuif.addr_width-1}}:0] axil_awaddr; logic [{{cpuif.addr_width-1}}:0] axil_awaddr;
logic axil_wvalid; logic axil_wvalid;
logic [{{cpuif.data_width-1}}:0] axil_wdata; logic [{{cpuif.data_width-1}}:0] axil_wdata;
logic [{{cpuif.data_width-1}}:0] axil_wstrb; logic [{{cpuif.data_width_bytes-1}}:0] axil_wstrb;
logic axil_aw_accept; logic axil_aw_accept;
logic axil_resp_acked; logic axil_resp_acked;