bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

cleanup text

Browse Source
This commit is contained in:
Alex Mykyta
2025-03-07 22:43:25 -08:00
parent 3ed2e1f891
commit 49e3311b85
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
docs/cpuif/internal_protocol.rst
View File

@@ -60,8 +60,7 @@ cpuif_rd_err
should return an error response if possible.
cpuif_rd_data
Read data. The width of this is bus is determined by the size of the largest
register in the design.
Read data. Is sampled on the same cycle that ``cpuif_rd_ack`` is asserted.
Write Response
^^^^^^^^^^^^^^