bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

validate internal/external boundary crossings

Browse Source
This commit is contained in:
Alex Mykyta
2023-04-20 23:36:15 -07:00
parent 109a36632b
commit 5267a4d245
2 changed files with 49 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
docs/dev_notes/Validation Needed
View File

@@ -165,6 +165,10 @@ X Do not allow unaligned addresses
X each reg needs to be aligned to its width
X each regfile/addrmap/stride shall be aligned to the largest regwidth it encloses
X Error if a property is a reference to something that is external, or enclosed
in an external component.
Limit this check to child nodes inside the export hierarchy
! async data signals
Only supporting async signals if they are exclusively used in resets.
Anything else declared as "async" shall emit a warning that it is ignored
@@ -173,10 +177,6 @@ X Do not allow unaligned addresses
! Error if a property references a non-signal component, or property reference from
outside the export hierarchy
! Error if a property is a reference to something that is external, or enclosed
in an external component.
Limit this check to child nodes inside the export hierarchy
! Add warning for sticky race condition
stickybit and other similar situations generally should use hw precedence.
Emit a warning as appropriate