bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Re-enable xsim for testcases. Works better in Vivado 2024.2

Browse Source
This commit is contained in:
Alex Mykyta
2025-04-11 22:19:19 -07:00
parent 06bd567750
commit 833c515cd2
16 changed files with 7 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
tests/lib/synthesizers/vivado_scripts/run.tcl
View File

@@ -22,7 +22,7 @@ set_msg_config -id {[Synth 8-295]} -new_severity "ERROR"
set_msg_config -severity {CRITICAL WARNING} -new_severity "ERROR"
set_part xczu7eg-ffvf1517-2-i
set_part [lindex [get_parts] 0]
read_verilog -sv $files
read_xdc $this_dir/constr.xdc
synth_design -top regblock -mode out_of_context