bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add precedence test. fixup docs

Browse Source
This commit is contained in:
Alex Mykyta
2022-02-28 22:05:24 -08:00
parent 404e7e8365
commit 9295cbb7c0
14 changed files with 164 additions and 55 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/props/field.rst
View File

@@ -533,7 +533,7 @@ paritycheck
precedence
^^^^^^^^^^
|EX|
|OK|
reset
^^^^^

8
docs/props/signal.rst
View File

@@ -7,19 +7,19 @@ Signal Properties
activehigh/activelow
--------------------
|EX|
|OK|
sync/async
----------
|EX|
|OK|
Only supported for signals used as resets to infer edge-sensitive reset.
Ignored in all other contexts.
cpuif_reset
-----------
|EX|
|OK|
field_reset
-----------
|EX|
|OK|