bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add counter support

Browse Source
This commit is contained in:
Alex Mykyta
2021-12-11 20:41:49 -08:00
parent f5b12253ad
commit 9eddc9b60f
40 changed files with 1133 additions and 349 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
peakrdl/regblock/field_logic/hw_set_clr.py
View File

@@ -36,8 +36,8 @@ class HWSet(NextStateConditional):
next_val = "'1"
return [
f"field_combo.{field_path}.next = {next_val};",
f"field_combo.{field_path}.load_next = '1;",
f"next_c = {next_val};",
f"load_next_c = '1;",
]
@@ -71,6 +71,6 @@ class HWClear(NextStateConditional):
next_val = "'0"
return [
f"field_combo.{field_path}.next = {next_val};",
f"field_combo.{field_path}.load_next = '1;",
f"next_c = {next_val};",
f"load_next_c = '1;",
]