bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add support for external components. (#4 & #36)

Browse Source
This commit is contained in:
Alex Mykyta
2023-05-03 21:57:25 -07:00
parent f1a75f8d38
commit ca9185dac7
35 changed files with 1341 additions and 78 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
tests/lib/tb_base.sv
View File

@@ -30,11 +30,11 @@ module tb;
default clocking cb @(posedge clk);
default input #1step output #1;
output rst;
{%- if exporter.hwif.has_input_struct %}
{%- if exporter.hwif.has_input_struct and cls.clocking_hwif_in %}
output hwif_in;
{%- endif %}
{%- if exporter.hwif.has_output_struct %}
{%- if exporter.hwif.has_output_struct and cls.clocking_hwif_out %}
input hwif_out;
{%- endif %}
@@ -68,12 +68,15 @@ module tb;
{%- endif %}
{% sv_line_anchor %}
{%- block dut_support %}
{%- endblock %}
//--------------------------------------------------------------------------
// Test Sequence
//--------------------------------------------------------------------------
initial begin
cb.rst <= '1;
{%- if exporter.hwif.has_input_struct %}
{%- if exporter.hwif.has_input_struct and cls.init_hwif_in %}
cb.hwif_in <= '{default: '0};
{%- endif %}