bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Rework cpuif to support transaction pipelining. Add more docs. update simulator

Browse Source
This commit is contained in:
Alex Mykyta
2022-02-13 17:25:31 -08:00
parent de5eecf0e7
commit d0ba488904
21 changed files with 493 additions and 68 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
test/README.md
View File

@@ -1,12 +1,14 @@
# Test Dependencies
## ModelSim
## Questa
Testcases require an installation of ModelSim/QuestaSim, and for `vlog` & `vsim`
Testcases require an installation of the Questa simulator, and for `vlog` & `vsim`
commands to be visible via the PATH environment variable.
ModelSim - Intel FPGA Edition can be downloaded for free from https://fpgasoftware.intel.com/ and is sufficient to run unit tests.
*Questa - Intel FPGA Starter Edition* can be downloaded for free from
https://fpgasoftware.intel.com/ and is sufficient to run unit tests. You will need
to generate a free license file to unlock the software: https://licensing.intel.com/psg/s/sales-signup-evaluationlicenses
## Python Packages
@@ -19,7 +21,7 @@ python3 -m pip install test/requirements.txt
# Running tests
Tests can be launched from the test directory using `pytest`.
Use `pytest -n auto` to run tests in parallel.
Use `pytest --workers auto` to run tests in parallel.
To run all tests:
```bash