bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

test: revert test_parity assign/deassign syntax with Xilinx simulator

Browse Source
This commit is contained in:
Sebastien Baillou
2025-11-16 00:38:10 +01:00
committed by Alex Mykyta
parent 6597f889fa
commit e1d7b3aa38
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
tests/test_parity/tb_template.sv
View File

@@ -24,8 +24,13 @@
disable fork;
cpuif.write('h0, 'd0);
`ifdef XILINX_XSIM
assign dut.field_storage.r1.f1.value = 16'd1;
deassign dut.field_storage.r1.f1.value;
`else
force dut.field_storage.r1.f1.value = 16'd1;
release dut.field_storage.r1.f1.value;
`endif
@cb;
@cb;
assert(cb.parity_error == 1'b1);