bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Trailing comma

Browse Source
This commit is contained in:
Alex Mykyta
2022-02-21 22:53:33 -08:00
parent 7050895fa4
commit e7e941d27b
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
docs/props/field.rst
View File

@@ -144,8 +144,8 @@ If true, infers the existence of input signal: ``hwif_in..we``, ``hwif_in..wel``
{"signal": [ {"signal": [
{"name": "clk", "wave": "p...."}, {"name": "clk", "wave": "p...."},
{"name": "hwif_in..next", "wave": "x.=x.", "data": ["D"]}, {"name": "hwif_in..next", "wave": "x.=x.", "data": ["D"]},
{"name": "hwif_in..we", "wave": "0.10.",}, {"name": "hwif_in..we", "wave": "0.10."},
{"name": "hwif_in..wel", "wave": "1.01.",}, {"name": "hwif_in..wel", "wave": "1.01."},
{"name": "<field value>", "wave": "x..=.", "data": ["D"]} {"name": "<field value>", "wave": "x..=.", "data": ["D"]}
]} ]}