bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

testcase framework

Browse Source
This commit is contained in:
Alex Mykyta
2021-11-21 19:00:47 -08:00
parent d3c876a491
commit f70bdf774c
69 changed files with 1730 additions and 403 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@@ -1,9 +1,5 @@
[![PyPI - Python Version](https://img.shields.io/pypi/pyversions/peakrdl-regblock.svg)](https://pypi.org/project/peakrdl-regblock)
# PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
## Installing
Install from [PyPi](https://pypi.org/project/peakrdl-regblock) using pip:
python3 -m pip install peakrdl-regblock
(Not published to PyPi yet)