Register Block Architecture
===========================

TODO: Add full block diagram


CPU Interface
-------------

TODO: describe boundary signals. Timing diagrams

Address Decode
--------------

TODO: describe boundary signals. Timing diagrams

Field Logic
-----------

TODO: describe boundary signals. Timing diagrams

Readback
--------

TODO: describe boundary signals. Timing diagrams
Retiming options