This website requires JavaScript.
Explore
Help
Sign In
bslathi19
/
PeakRDL-regblock
Watch
1
Star
0
Fork
0
You've already forked PeakRDL-regblock
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
11d9f65dff64c9cc72a280412891fde290088ce3
PeakRDL-regblock
/
src
/
peakrdl_regblock
/
hwif
History
Alex Mykyta
11d9f65dff
Fix incorrect bit-order in packed struct output of external registers.
#111
2024-12-18 21:17:31 -08:00
..
__init__.py
Implement new SVInt object to defer literal expansion and allow bit-fiddling operations. Fix invalid bit-slicing of literals if field reset value is a constant.
#71
2023-10-24 22:50:41 -07:00
generators.py
Fix incorrect bit-order in packed struct output of external registers.
#111
2024-12-18 21:17:31 -08:00