Logo
Explore Help
Sign In
bslathi19/PeakRDL-regblock
1
0
Fork 0
You've already forked PeakRDL-regblock
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
9a0f6772d1153a5677c748348e08976cb0db49d2
PeakRDL-regblock/tests/lib
History
Alex Mykyta 833c515cd2 Re-enable xsim for testcases. Works better in Vivado 2024.2
2025-04-11 22:19:19 -07:00
..
cpuifs
Simulator compatibility updates
2023-10-22 20:43:34 -07:00
simulators
Re-enable xsim for testcases. Works better in Vivado 2024.2
2025-04-11 22:19:19 -07:00
synthesizers
Re-enable xsim for testcases. Works better in Vivado 2024.2
2025-04-11 22:19:19 -07:00
__init__.py
Reorganize test dir to ensure test of installed pkg
2022-02-28 23:08:41 -08:00
base_testcase.py
Add testcases to cover design validation errors
2025-03-06 22:10:05 -08:00
external_block.sv
Simulator compatibility updates
2023-10-22 20:43:34 -07:00
external_reg.sv
Simulator compatibility updates
2023-10-22 20:43:34 -07:00
sim_testcase.py
Simulator compatibility updates
2023-10-22 20:43:34 -07:00
sv_line_anchor.py
Reorganize test dir to ensure test of installed pkg
2022-02-28 23:08:41 -08:00
synth_testcase.py
Reorganize how tb infrstructure selects toolchains
2023-10-22 11:04:43 -07:00
tb_base.sv
Fixup test bitswap. mypy
2024-12-18 22:04:12 -08:00
test_params.py
Add Intel Avalon MM cpuif. #40
2023-05-14 17:00:55 -07:00
Powered by Gitea Version: 1.25.1 Page: 831ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API