2021-12-04 17:31:12 -08:00
2021-06-01 21:57:12 -07:00
2021-06-01 23:13:09 -07:00
2021-06-01 21:57:12 -07:00
2021-06-01 23:13:09 -07:00
2021-06-01 23:13:09 -07:00
2021-06-01 23:13:09 -07:00

PyPI - Python Version

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Installing

Install from PyPi using pip:

python3 -m pip install peakrdl-regblock
Description
No description provided
Readme 1.3 MiB
Languages
Python 56.8%
SystemVerilog 42.8%
Tcl 0.3%
Shell 0.1%