bslathi19/artix_pcie
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Change pcie clocking

Browse Source
This commit is contained in:
Byron Lathi
2025-01-26 15:51:19 -08:00
parent 36cba07242
commit c391889a03
7 changed files with 33 additions and 674 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
src/artix_pcie.sv
View File

@@ -1,16 +1,19 @@
module artix_test(
input wire sys_clk_p,
input wire sys_clk_n,
module artix_pcie(
input wire sys_clk_p,
input wire sys_clk_n,
input wire rst_n,
input wire rst_n,
output wire [1 : 0] pci_exp_txp,
output wire [1 : 0] pci_exp_txn,
input wire [1 : 0] pci_exp_rxp,
input wire [1 : 0] pci_exp_rxn
input wire pcie_exp_clkp
input wire pcie_exp_clkn
output wire [1 : 0] pci_exp_txp,
output wire [1 : 0] pci_exp_txn,
input wire [1 : 0] pci_exp_rxp,
input wire [1 : 0] pci_exp_rxn
);
logic clk_200;
logic pcie_refclk;
logic axi_aclk;
logic axi_aresetn;
@@ -26,18 +29,22 @@ logic m_axis_h2c_tvalid_0;
logic m_axis_h2c_tready_0;
logic [7 : 0] m_axis_h2c_tkeep_0;
clk_wiz_0 u_clk_wiz0
(
// Clock out ports
.clk_out1(clk_200), // output clk_out1
// Clock in ports
.clk_in1_p(sys_clk_p), // input clk_in1_p
.clk_in1_n(sys_clk_n) // input clk_in1_n
IBUFDS_GTE2 #(
.CLKRCV_TRST("TRUE"),
.CLKCM_CFG("TRUE"),
.CLKSWING_CFG(2'b11)
) pcie_ibuf (
.I (pcie_exp_clkp),
.IB (pcie_exp_clkn),
.CEB ('0),
.O (pcie_refclk),
.ODIV2 ()
);
xdma_0 u_xdma (
.sys_clk(clk_200),
.sys_rst_n(rst_n),
.sys_clk(pcie_refclk),
.sys_rst_n(rst_n), // this reset is not synchronized. Should it be?
.user_lnk_up(),
.pci_exp_txp(pci_exp_txp),
.pci_exp_txn(pci_exp_txn),