bslathi19/build_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix multiple xdc files

Browse Source
This commit is contained in:
Byron Lathi
2025-02-23 18:06:56 -08:00
parent aaf481b583
commit 933fb8ce79
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
pyproject.toml
View File

@@ -35,7 +35,7 @@ name = "build-fpga" # REQUIRED, is the only field that cannot be marked as dyna
# https://packaging.python.org/guides/single-sourcing-package-version/ # https://packaging.python.org/guides/single-sourcing-package-version/
# dynamic = ["version"] # dynamic = ["version"]
version = "0.4.1" # REQUIRED, although can be dynamic version = "0.4.2" # REQUIRED, although can be dynamic
# This is a one-line description or tagline of what your project does. This # This is a one-line description or tagline of what your project does. This
# corresponds to the "Summary" metadata field: # corresponds to the "Summary" metadata field:

6
src/build_fpga/vivado/vivado.py
View File

@@ -36,7 +36,7 @@ def build_nonprj(cfg):
f.write(f"read_verilog -sv {' '.join(verilog_sources)}\n") f.write(f"read_verilog -sv {' '.join(verilog_sources)}\n")
f.write(f"read_ip \"{' '.join(xci_sources)}\"\n") f.write(f"read_ip \"{' '.join(xci_sources)}\"\n")
f.write(f"read_xdc {' '.join(xdc_sources)}\n") f.write(f"read_xdc \"{' '.join(xdc_sources)}\"\n")
f.write(f"synth_ip [get_ips *]\n") f.write(f"synth_ip [get_ips *]\n")
f.write(f"synth_design -top {top} -directive {synth_directive}\n") f.write(f"synth_design -top {top} -directive {synth_directive}\n")
@@ -54,5 +54,5 @@ def build_nonprj(cfg):
f.write(f"write_bitstream -force $outputDir/{top}.bit\n") f.write(f"write_bitstream -force $outputDir/{top}.bit\n")
f.write(f"exit\n") f.write(f"exit\n")
os.system(f"vivado -mode tcl -source build.tcl") os.system(f"vivado -nolog -nojournal -mode tcl -source build.tcl")
os.remove("build.tcl") os.remove("build.tcl")