bslathi19/build_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Show post synth util as hierarchy

Browse Source
This commit is contained in:
Byron Lathi
2025-03-10 20:18:16 -07:00
parent d045bb4103
commit ddd199e5e4
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
pyproject.toml
View File

@@ -35,7 +35,7 @@ name = "build-fpga" # REQUIRED, is the only field that cannot be marked as dyna
# https://packaging.python.org/guides/single-sourcing-package-version/
# dynamic = ["version"]
version = "0.5.0" # REQUIRED, although can be dynamic
version = "0.5.1" # REQUIRED, although can be dynamic
# This is a one-line description or tagline of what your project does. This
# corresponds to the "Summary" metadata field:

2
src/build_fpga/vivado/vivado.py
View File

@@ -42,7 +42,7 @@ def build_nonprj(cfg):
f.write(f"synth_ip [get_ips *]\n")
f.write(f"synth_design -top {top} -directive {synth_directive}\n")
f.write(f"write_checkpoint -force $outputDir/post_synth.dcp\n")
f.write(f"report_utilization -file $outputDir/post_synth_util.rpt\n")
f.write(f"report_utilization -hierarchical -file $outputDir/post_synth_util.rpt\n")
if tcl_sources is not []:
for tcl_script in tcl_sources: