Add AXI bus objects
This commit is contained in:
@@ -25,30 +25,101 @@ THE SOFTWARE.
|
||||
from .stream import define_stream
|
||||
|
||||
# Write address channel
|
||||
AxiLiteAWTransaction, AxiLiteAWSource, AxiLiteAWSink, AxiLiteAWMonitor = define_stream("AxiLiteAW",
|
||||
AxiLiteAWBus, AxiLiteAWTransaction, AxiLiteAWSource, AxiLiteAWSink, AxiLiteAWMonitor = define_stream("AxiLiteAW",
|
||||
signals=["awaddr", "awprot", "awvalid", "awready"],
|
||||
signal_widths={"awprot": 3}
|
||||
)
|
||||
|
||||
# Write data channel
|
||||
AxiLiteWTransaction, AxiLiteWSource, AxiLiteWSink, AxiLiteWMonitor = define_stream("AxiLiteW",
|
||||
AxiLiteWBus, AxiLiteWTransaction, AxiLiteWSource, AxiLiteWSink, AxiLiteWMonitor = define_stream("AxiLiteW",
|
||||
signals=["wdata", "wstrb", "wvalid", "wready"]
|
||||
)
|
||||
|
||||
# Write response channel
|
||||
AxiLiteBTransaction, AxiLiteBSource, AxiLiteBSink, AxiLiteBMonitor = define_stream("AxiLiteB",
|
||||
AxiLiteBBus, AxiLiteBTransaction, AxiLiteBSource, AxiLiteBSink, AxiLiteBMonitor = define_stream("AxiLiteB",
|
||||
signals=["bresp", "bvalid", "bready"],
|
||||
signal_widths={"bresp": 2}
|
||||
)
|
||||
|
||||
# Read address channel
|
||||
AxiLiteARTransaction, AxiLiteARSource, AxiLiteARSink, AxiLiteARMonitor = define_stream("AxiLiteAR",
|
||||
AxiLiteARBus, AxiLiteARTransaction, AxiLiteARSource, AxiLiteARSink, AxiLiteARMonitor = define_stream("AxiLiteAR",
|
||||
signals=["araddr", "arprot", "arvalid", "arready"],
|
||||
signal_widths={"arprot": 3}
|
||||
)
|
||||
|
||||
# Read data channel
|
||||
AxiLiteRTransaction, AxiLiteRSource, AxiLiteRSink, AxiLiteRMonitor = define_stream("AxiLiteR",
|
||||
AxiLiteRBus, AxiLiteRTransaction, AxiLiteRSource, AxiLiteRSink, AxiLiteRMonitor = define_stream("AxiLiteR",
|
||||
signals=["rdata", "rresp", "rvalid", "rready"],
|
||||
signal_widths={"rresp": 2}
|
||||
)
|
||||
|
||||
|
||||
class AxiLiteWriteBus:
|
||||
def __init__(self, aw=None, w=None, b=None):
|
||||
self.aw = aw
|
||||
self.w = w
|
||||
self.b = b
|
||||
|
||||
@classmethod
|
||||
def from_entity(cls, entity, **kwargs):
|
||||
aw = AxiLiteAWBus.from_entity(entity, **kwargs)
|
||||
w = AxiLiteWBus.from_entity(entity, **kwargs)
|
||||
b = AxiLiteBBus.from_entity(entity, **kwargs)
|
||||
return cls(aw, w, b)
|
||||
|
||||
@classmethod
|
||||
def from_prefix(cls, entity, prefix, **kwargs):
|
||||
aw = AxiLiteAWBus.from_prefix(entity, prefix, **kwargs)
|
||||
w = AxiLiteWBus.from_prefix(entity, prefix, **kwargs)
|
||||
b = AxiLiteBBus.from_prefix(entity, prefix, **kwargs)
|
||||
return cls(aw, w, b)
|
||||
|
||||
@classmethod
|
||||
def from_channels(cls, aw, w, b):
|
||||
return cls(aw, w, b)
|
||||
|
||||
|
||||
class AxiLiteReadBus:
|
||||
def __init__(self, ar=None, r=None):
|
||||
self.ar = ar
|
||||
self.r = r
|
||||
|
||||
@classmethod
|
||||
def from_entity(cls, entity, **kwargs):
|
||||
ar = AxiLiteARBus.from_entity(entity, **kwargs)
|
||||
r = AxiLiteRBus.from_entity(entity, **kwargs)
|
||||
return cls(ar, r)
|
||||
|
||||
@classmethod
|
||||
def from_prefix(cls, entity, prefix, **kwargs):
|
||||
ar = AxiLiteARBus.from_prefix(entity, prefix, **kwargs)
|
||||
r = AxiLiteRBus.from_prefix(entity, prefix, **kwargs)
|
||||
return cls(ar, r)
|
||||
|
||||
@classmethod
|
||||
def from_channels(cls, ar, r):
|
||||
return cls(ar, r)
|
||||
|
||||
|
||||
class AxiLiteBus:
|
||||
def __init__(self, write=None, read=None, **kwargs):
|
||||
self.write = write
|
||||
self.read = read
|
||||
|
||||
@classmethod
|
||||
def from_entity(cls, entity, **kwargs):
|
||||
write = AxiLiteWriteBus.from_entity(entity, **kwargs)
|
||||
read = AxiLiteReadBus.from_entity(entity, **kwargs)
|
||||
return cls(write, read)
|
||||
|
||||
@classmethod
|
||||
def from_prefix(cls, entity, prefix, **kwargs):
|
||||
write = AxiLiteWriteBus.from_prefix(entity, prefix, **kwargs)
|
||||
read = AxiLiteReadBus.from_prefix(entity, prefix, **kwargs)
|
||||
return cls(write, read)
|
||||
|
||||
@classmethod
|
||||
def from_channels(cls, aw, w, b, ar, r):
|
||||
write = AxiLiteWriteBus.from_channels(aw, w, b)
|
||||
read = AxiLiteReadBus.from_channels(ar, r)
|
||||
return cls(write, read)
|
||||
|
||||
Reference in New Issue
Block a user