Get poly1305 core to kind of work

This commit is contained in:
Byron Lathi
2025-07-04 10:49:48 -07:00
parent 2b8286d180
commit 7f91a8af32
8 changed files with 367 additions and 2 deletions

View File

@@ -0,0 +1,7 @@
tests:
- name: "poly1305_core"
toplevel: "poly1305_core_harness"
modules:
- "poly1305_core"
sources: "sources.list"
waves: True

View File

@@ -0,0 +1,73 @@
import logging
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import Timer, RisingEdge, FallingEdge
from cocotb.queue import Queue
from cocotbext.axi import AxiStreamBus, AxiStreamSource
CLK_PERIOD = 4
class TB:
def __init__(self, dut):
self.dut = dut
self.log = logging.getLogger("cocotb.tb")
self.log.setLevel(logging.INFO)
cocotb.start_soon(Clock(self.dut.i_clk, CLK_PERIOD, units="ns").start())
self.s_data_axis = AxiStreamSource(AxiStreamBus.from_prefix(dut.s_data_axis, ""), dut.i_clk, dut.i_rst)
async def cycle_reset(self):
await self._cycle_reset(self.dut.i_rst, self.dut.i_clk)
async def _cycle_reset(self, rst, clk):
rst.setimmediatevalue(0)
await RisingEdge(clk)
await RisingEdge(clk)
rst.value = 1
await RisingEdge(clk)
await RisingEdge(clk)
rst.value = 0
await RisingEdge(clk)
await RisingEdge(clk)
@cocotb.test
async def test_sanity(dut):
tb = TB(dut)
await tb.cycle_reset()
s = 0x1bf54941aff6bf4afdb20dfb8a800301
r = 0xa806d542fe52447f336d555778bed685
r_masked = 0x0806d5400e52447c036d555408bed685
result = 0xa927010caf8b2bc2c6365130c11d06a8
msg = b"Cryptographic Forum Research Group"
tb.dut.i_otk.value = ((r << 128) | s)
tb.dut.i_otk_valid.value = 1
await RisingEdge(tb.dut.i_clk)
tb.dut.i_otk_valid.value = 0
await RisingEdge(tb.dut.i_clk)
dut_s = tb.dut.u_dut.poly1305_s.value.integer
dut_r = tb.dut.u_dut.poly1305_r.value.integer
assert dut_s == s
assert dut_r == r_masked
await tb.s_data_axis.send(msg)
await RisingEdge(tb.dut.o_tag_valid)
tag = tb.dut.o_tag.value.integer
tb.log.info(f"tag: {tag:x}")
await Timer(1, "us")

View File

@@ -0,0 +1,26 @@
module poly1305_core_harness();
taxi_axis_if #(.DATA_W(128)) s_data_axis();
logic i_clk;
logic i_rst;
logic [255:0] i_otk;
logic i_otk_valid;
logic [127:0] o_tag;
logic o_tag_valid;
poly1305_core u_dut (
.i_clk (i_clk),
.i_rst (i_rst),
.i_otk (i_otk),
.i_otk_valid (i_otk_valid),
.o_tag (o_tag),
.o_tag_valid (o_tag_valid),
.s_data_axis (s_data_axis)
);
endmodule

View File

@@ -1 +1,4 @@
../src/sources.list
poly1305_core_harness.sv
../src/sources.list
../../common/sim/sub/taxi/src/axis/rtl/taxi_axis_if.sv