bslathi19/crypto
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

First shot at 1/4 version

Browse Source
This commit is contained in:
Byron Lathi
2025-07-02 06:32:58 -07:00
parent 196ea8e6d3
commit a617277005
8 changed files with 733 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
ChaCha20_Poly1305_64/doc/notes.md
View File

@@ -98,4 +98,7 @@ Actualyl its 88k luts... its 512ff * 4 * 20 = 40k ff
Lets just leave it for now even if its overkill. The hardware would support up to
40Gbps, and technically the FPGA has 16 lanes so could do 160Gbps in total, if
we designed a custom board for it (or 120 if we used FMC connectors).
we designed a custom board for it (or 120 if we used FMC connectors).
If we only use a single quarter round multiplexed between all 4, then the same
quarter round module can have 2 different blocks going through it at once.