bslathi19/crypto
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2b8286d180f9764dd458d6ff4694571e96f5687c
crypto/ChaCha20_Poly1305_64/chacha20_timing_test/constraints.sdc
Byron Lathi 2b8286d180 Change target clock to 400MHz
2025-07-02 10:08:34 -07:00

1 line
52 B
Tcl
Raw Blame History

create_clock -period 2.5 -name clk [get_ports i_clk]
Reference in New Issue View Git Blame Copy Permalink