Logo
Explore Help
Register Sign In
bslathi19/fpga-sim
1
0
Fork 0
You've already forked fpga-sim
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
experimental/incdirs
fpga-sim/pyproject.toml
Byron Lathi 77e0269800 Filter out only verilog sources (and verilator lint files)
2025-03-29 19:28:30 -07:00

6.7 KiB
Raw Permalink Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink
Powered by Gitea Version: 1.25.1 Page: 23ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API