bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
master
fpga-sim/pyproject.toml
Byron Lathi 2df2a5554c
All checks were successful
Publish Package / Build Package (push) Successful in 8s
Details
Publish Package / Deploy Package (push) Successful in 9s
Details
Set language type to verilog 
hate vhdl
2025-11-22 16:56:02 -08:00

6.7 KiB
Raw Permalink Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink