bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
59b77618b0c657dd883877b7b86a59866a2dbdaf
fpga-sim/pyproject.toml
Byron Lathi 59b77618b0 Add VERILATOR define by default
2025-03-29 19:37:11 -07:00

6.7 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink