FPGA images randomly do not work

It seems random, and that rebuilding it can sometimes make it work. This could be due to lack of constraints. It is possible that we have too many clocks too, at least in the debugger there are a lot more than there should be.