Skip to content
GitLab
Explore
Sign in
Open
5
Merged
65
Closed
6
All
76
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Add UART Receive logic
!5
· created
Mar 14, 2022
by
Byron Lathi
master
Merged
updated
Mar 14, 2022
Add interrupt status register
!4
· created
Mar 14, 2022
by
Byron Lathi
master
Merged
updated
Mar 14, 2022
Add UART TX Module
!3
· created
Mar 14, 2022
by
Byron Lathi
master
Merged
updated
Mar 14, 2022
Add full seven segment display driver
!2
· created
Mar 13, 2022
by
Byron Lathi
master
Merged
updated
Mar 13, 2022
Get the FPGA part working
!1
· created
Mar 13, 2022
by
Byron Lathi
master
Merged
updated
Mar 13, 2022
Prev
1
2
3
4
Next