Add basic project with cpu, ram and rom
This commit is contained in:
14
hw/super6502_fpga/sources.list
Normal file
14
hw/super6502_fpga/sources.list
Normal file
@@ -0,0 +1,14 @@
|
||||
src/rtl/super_6502_fpga.sv
|
||||
src/sub/axi_crossbar/src/rtl/axi_crossbar.sv
|
||||
src/sub/axi_crossbar/src/rtl/axi_master.sv
|
||||
src/sub/axi_crossbar/src/rtl/axi_slave.sv
|
||||
src/sub/axi_crossbar/src/rtl/rr_scheduler.sv
|
||||
src/sub/axi_crossbar/src/rtl/slave_addr_decoder.sv
|
||||
src/sub/cpu_wrapper/cpu_wrapper.sv
|
||||
src/sub/rtl-common/src/rtl/async_fifo.sv
|
||||
src/sub/rtl-common/src/rtl/axi4_lite_ram.sv
|
||||
src/sub/rtl-common/src/rtl/axi4_lite_rom.sv
|
||||
src/sub/rtl-common/src/rtl/ff_cdc.sv
|
||||
src/sub/rtl-common/src/rtl/shallow_async_fifo.sv
|
||||
src/sub/rtl-common/src/rtl/sync_fifo.sv
|
||||
|
||||
Reference in New Issue
Block a user