bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Make synthesis optional

Browse Source
This commit is contained in:
Byron Lathi
2024-09-22 23:49:36 -07:00
parent 8784de6fe3
commit 19e4344374
2 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
.gitlab-ci.yml
View File

@@ -7,6 +7,7 @@ stages:
build: build:
stage: build stage: build
when: manual
tags: tags:
- efinity - efinity
- linux - linux
@@ -18,6 +19,7 @@ build:
sim: sim:
stage: sim stage: sim
needs: []
tags: tags:
- linux - linux
- efinity - efinity

5
hw/super6502_fpga/super6502_fpga.xml
View File

@@ -204,6 +204,11 @@
<efx:design_file name="src/sub/interfaces/axis_intf.sv" version="default" library="default" /> <efx:design_file name="src/sub/interfaces/axis_intf.sv" version="default" library="default" />
<efx:design_file name="src/sub/interfaces/ip_intf.sv" version="default" library="default" /> <efx:design_file name="src/sub/interfaces/ip_intf.sv" version="default" library="default" />
<efx:design_file name="src/sub/interfaces/eth_intf.sv" version="default" library="default" /> <efx:design_file name="src/sub/interfaces/eth_intf.sv" version="default" library="default" />
<efx:design_file name="src/sub/my-fifos/src/axis_saf.sv" version="default" library="default"/>
<efx:design_file name="src/sub/my-fifos/src/dpram.sv" version="default" library="default"/>
<efx:design_file name="src/sub/my-fifos/src/fifo_fwft.sv" version="default" library="default"/>
<efx:design_file name="src/sub/my-fifos/src/fifo.sv" version="default" library="default"/>
<efx:design_file name="src/sub/my-fifos/src/fwft_adapter.sv" version="default" library="default"/>
<efx:top_vhdl_arch name="" /> <efx:top_vhdl_arch name="" />
</efx:design_info> </efx:design_info>
<efx:constraint_info> <efx:constraint_info>