Get the FPGA part working
This changes some of the clocks, fixes a bug in the seven segment stuff.
This commit is contained in:
11017
hw/fpga/output_files/firsttry.vcd
Normal file
11017
hw/fpga/output_files/firsttry.vcd
Normal file
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user