Get the FPGA part working
This changes some of the clocks, fixes a bug in the seven segment stuff.
This commit is contained in:
469
hw/fpga/output_files/stp1.stp
Normal file
469
hw/fpga/output_files/stp1.stp
Normal file
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user