Get the FPGA part working

Browse Source

This changes some of the clocks, fixes a bug in the seven segment stuff.

...

This commit is contained in:

Byron Lathi

2022-03-11 22:55:26 -06:00

parent cdf3da9b13

commit 3d9d340520

11 changed files with 64714 additions and 11632 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

61339

hw/fpga/simulation/modelsim/super6502.svo

File diff suppressed because it is too large Load Diff

3124

hw/fpga/simulation/modelsim/super6502_modelsim.xrf

File diff suppressed because it is too large Load Diff