bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update sd controller and test code

Browse Source
This commit is contained in:
Byron Lathi
2024-03-12 18:20:51 -07:00
parent f7580f719f
commit 455814ec14
3 changed files with 110 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Makefile
View File

@@ -3,6 +3,7 @@ ROM_TARGET=test_code/sd_controller_test
INIT_HEX=hw/super6502_fpga/init_hex.mem INIT_HEX=hw/super6502_fpga/init_hex.mem
HEX=sw/$(ROM_TARGET)/$(notdir $(ROM_TARGET)).bin HEX=sw/$(ROM_TARGET)/$(notdir $(ROM_TARGET)).bin
CC65=sw/toolchain/cc65/bin
all: fpga_image all: fpga_image
@@ -21,11 +22,10 @@ waves: sim
gtkwave hw/super6502_fpga/src/sim/sim_top.vcd gtkwave hw/super6502_fpga/src/sim/sim_top.vcd
# SW # SW
.PHONY: toolchain $(CC65):
toolchain:
$(MAKE) -C sw/toolchain/cc65 -j $(shell nproc) $(MAKE) -C sw/toolchain/cc65 -j $(shell nproc)
$(INIT_HEX): toolchain script/generate_rom_image.py $(HEX) $(INIT_HEX): $(CC65) script/generate_rom_image.py $(HEX)
python script/generate_rom_image.py -i $(HEX) -o $@ python script/generate_rom_image.py -i $(HEX) -o $@
$(HEX): $(HEX):

2
hw/super6502_fpga/src/sub/sd_controller

Submodule hw/super6502_fpga/src/sub/sd_controller updated: 091984c334...91168dccca

106
sw/test_code/sd_controller_test/main.s
View File

@@ -8,8 +8,12 @@
SD_CONTROLLER = $e000 SD_CONTROLLER = $e000
SD_ARG = SD_CONTROLLER + $4 SD_ARG = SD_CONTROLLER + $4
SD_RESP = SD_CONTROLLER + $10
CLK_DIV = $20 CLK_DIV = $20
.zeropage
rca: .res 4
.code .code
_nmi_int: _nmi_int:
@@ -28,5 +32,107 @@ _init:
sta SD_ARG+3 sta SD_ARG+3
lda #$08 lda #$08
sta SD_CONTROLLER sta SD_CONTROLLER
nop
nop
nop
lda #55
sta SD_CONTROLLER
lda #41
sta SD_CONTROLLER
nop
nop
nop
@acmd41:
lda #55
sta SD_CONTROLLER
lda #$80
sta SD_ARG+1
lda #$ff
sta SD_ARG+2
lda #$40
sta SD_ARG+3
lda #41
sta SD_CONTROLLER
nop
nop
nop
nop
nop
lda SD_RESP+3
bmi card_ready
ldx #$10
@loop: dex
bne @loop
bra @acmd41
card_ready:
lda #2
sta SD_CONTROLLER
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
lda #3
sta SD_CONTROLLER
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
lda SD_RESP
sta rca
lda SD_RESP+1
sta rca+1
lda SD_RESP+2
sta rca+2
lda SD_RESP+3
sta rca+3
lda rca
sta SD_ARG
lda rca+1
sta SD_ARG+1
lda rca+2
sta SD_ARG+2
lda rca+3
sta SD_ARG+3
lda #7
sta SD_CONTROLLER
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
lda #17
sta SD_CONTROLLER
@end: bra @end @end: bra @end