bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update to use new binary sd card image

Browse Source
This commit is contained in:
Byron Lathi
2023-10-22 16:45:41 -07:00
parent 0c3821765a
commit 9d26265bb5
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
hw/efinix_fpga/simulation/Makefile
View File

@@ -9,16 +9,16 @@ TEST_PROGRAM_NAME?=loop_test
TEST_FOLDER?=$(REPO_TOP)/sw/test_code/$(TEST_PROGRAM_NAME) TEST_FOLDER?=$(REPO_TOP)/sw/test_code/$(TEST_PROGRAM_NAME)
TEST_PROGRAM?=$(REPO_TOP)/sw/test_code/$(TEST_PROGRAM_NAME)/$(TEST_PROGRAM_NAME).hex TEST_PROGRAM?=$(REPO_TOP)/sw/test_code/$(TEST_PROGRAM_NAME)/$(TEST_PROGRAM_NAME).hex
SD_IMAGE_PATH?=$(REPO_TOP)/sw/script/fs.fat.hex
#TODO implement something like sources.list #TODO implement something like sources.list
TOP_MODULE=sim_top TOP_MODULE=sim_top
TARGET=sim_top TARGET=sim_top
INIT_MEM=init_hex.mem INIT_MEM=init_hex.mem
SD_IMAGE=sd_image.mem SD_IMAGE=fs.fat
FLAGS=-DSIM -DRTL_SIM FLAGS=-DSIM -DRTL_SIM
SD_IMAGE_PATH?=$(REPO_TOP)/sw/script/$(SD_IMAGE)
all: sim all: sim
.PHONY: sim .PHONY: sim

2
hw/efinix_fpga/simulation/src/verilog-sd-emulator

Submodule hw/efinix_fpga/simulation/src/verilog-sd-emulator updated: 390b7221db...72a7868fa9