Create quartus project

This commit is contained in:
Byron Lathi
2022-03-05 17:52:42 -06:00
parent b996d93c99
commit aca17a9cf8
10 changed files with 3761 additions and 1 deletions

4
hw/fpga/ram.qip Normal file
View File

@@ -0,0 +1,4 @@
set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
set_global_assignment -name IP_TOOL_VERSION "18.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "ram.v"]