bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update SD stuff

Browse Source
This commit is contained in:
Byron Lathi
2024-07-20 15:58:33 -07:00
parent bdb3fc96d6
commit f126e383a3
7 changed files with 136 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
hw/super6502_fpga/src/sim/Makefile
View File

@@ -20,6 +20,8 @@ waves: $(TB_NAME)
$(TB_NAME): $(SUPER6502_FPGA_SOURCES) $(SIM_SOURCES) $(COPY_FILES)
iverilog -g2005-sv $(FLAGS) -s $@ -o $@ $(INCLUDE) $(SUPER6502_FPGA_SOURCES) $(SIM_SOURCES) -I ../../
# I feel like this should also realize that the outside files are newer...
.PHONY: $(COPY_FILES)
$(COPY_FILES): ../../$@
cp ../../$@ .