Byron Lathi
|
25883aa3cc
|
Update .gitlab-ci.yml file
|
2022-04-19 20:09:32 +00:00 |
|
Byron Lathi
|
bd748cab86
|
Update .gitlab-ci.yml file
|
2022-04-19 20:08:10 +00:00 |
|
Byron Lathi
|
04346ed625
|
Update .gitlab-ci.yml file
Add bootloader.hex as an artifact for the FPGA build
|
2022-04-19 20:05:53 +00:00 |
|
Byron Lathi
|
6844c48a3b
|
Update ci
|
2022-04-16 22:07:19 -05:00 |
|
Byron Lathi
|
8495f1f002
|
Update ci
|
2022-04-16 22:02:18 -05:00 |
|
Byron Lathi
|
38566f7b4a
|
add testbench for SD command tx
Sends a few commands which we know the proper checksum for and makes
sure that the bits on the output are correct.
|
2022-04-08 12:29:15 -05:00 |
|
Byron Lathi
|
3e69109474
|
Add tests for crc7
These are just some values that I found from an example program. This
does not test every possible value.
|
2022-04-08 00:56:14 -05:00 |
|
Byron Lathi
|
3c44be8e6d
|
Add mm_testbench to gitlab-ci
|
2022-04-05 17:31:24 -05:00 |
|
Byron Lathi
|
ee97c4cbaa
|
Add platform generation to build stage
|
2022-03-17 14:25:26 -05:00 |
|
Byron Lathi
|
254d7b887e
|
Update .gitlab-ci.yml
|
2022-03-10 22:27:43 +00:00 |
|
Byron Lathi
|
6f3155cf35
|
Add sim65 tests
|
2022-03-10 11:06:48 -06:00 |
|
Byron Lathi
|
ad55f986f5
|
Add bb_spi_controller
Bit banged spi controller, very simple but very slow.
|
2022-03-08 15:26:01 -06:00 |
|
Byron Lathi
|
0ad18720bb
|
update cc65 docker image
|
2022-03-05 22:58:53 -06:00 |
|
Byron Lathi
|
db3a150f93
|
Use different cc65 docker image
|
2022-03-05 22:39:36 -06:00 |
|
Byron Lathi
|
378b3c0cb1
|
run addr_decode test
|
2022-03-05 20:13:33 -06:00 |
|
Byron Lathi
|
37e122197f
|
Refactor CI into one file
Remove the downstream stuff and consolidate the hw and sw pipelines into
one.
|
2022-03-05 19:22:00 -06:00 |
|
Byron Lathi
|
397372d9dc
|
Revert "Change to using includes rather than children"
This reverts commit fd87d5b0ba
|
2022-03-06 01:09:37 +00:00 |
|
Byron Lathi
|
fd87d5b0ba
|
Change to using includes rather than children
|
2022-03-05 19:08:42 -06:00 |
|
Byron Lathi
|
a854ac4067
|
Fix fpga ci
typo
|
2022-03-05 19:00:49 -06:00 |
|
Byron Lathi
|
e29bf45ecb
|
Add fpga ci
|
2022-03-05 19:00:06 -06:00 |
|
Byron Lathi
|
dbf990df3b
|
Add ci
|
2022-03-05 18:57:19 -06:00 |
|