Commit Graph

14 Commits

Author SHA1 Message Date
Byron Lathi
766fe72daf add fin 2024-09-28 00:20:51 -07:00
Byron Lathi
247033ea2d Uncomment module load
oops
2024-09-01 22:26:39 -07:00
Byron Lathi
dc90c00172 Mega commit to kick things off 2024-09-01 22:23:21 -07:00
Byron Lathi
8208bd6fa5 Use sram instead of sdram in sim, fully switch to verilator 2024-08-18 10:04:54 -07:00
Byron Lathi
9b2a40df06 Add tcp regs and switch to verilator 2024-08-17 11:56:01 -07:00
Byron Lathi
5cd03a37eb Start working on axi dma 2024-07-22 00:07:04 -07:00
Byron Lathi
08717235a8 Also load iverilog module 2024-07-15 23:59:01 -07:00
Byron Lathi
991cd24e73 Change to using modules 2024-07-15 22:39:27 -07:00
Byron Lathi
142759ff59 Require python3.11 2024-03-10 16:42:21 -07:00
Byron Lathi
8f6d074255 Re-order init script to fix python import issue in synthesis 2024-03-10 12:55:38 -07:00
Byron Lathi
a343b23ddd Make a venv in build 2024-03-03 13:13:41 -08:00
Byron Lathi
b9595a7450 Create project, set env vars 2023-11-26 17:08:30 -08:00
Byron Lathi
f8bdbfbb2b Resolve "Run simulation as part of ci" 2023-09-30 05:05:12 +00:00
Byron Lathi
3fcfa4d3ac Add REPO_TOP env var 2023-09-24 10:35:17 -07:00