Logo
Explore Help
Register Sign In
bslathi19/super6502
1
0
Fork 0
You've already forked super6502
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0c2f36a2ffee875efa7fae64cb0833326ab0a7ac
super6502/hw/super6502_fpga/src/sub
History
Byron Lathi 0c2f36a2ff Send ARP response, not request
2024-09-02 22:39:57 -07:00
..
cpu_wrapper
Add tcp regs and switch to verilator
2024-08-17 11:56:01 -07:00
interfaces @ 13c389dc18
Mega commit to kick things off
2024-09-01 22:23:21 -07:00
network_processor
Send ARP response, not request
2024-09-02 22:39:57 -07:00
rtl-common @ 1f071c11d9
Add tcp regs and switch to verilator
2024-08-17 11:56:01 -07:00
sd_controller_wrapper
Add tcp regs and switch to verilator
2024-08-17 11:56:01 -07:00
stream_dmas @ 92ef12aed9
update reg addr width, add fifo for m2s dma to write to
2024-09-02 14:48:57 -07:00
verilog-ethernet @ 2542187ec9
Add verilog ethernet
2024-08-19 17:40:16 -07:00
wb2axip @ 29e1e3755f
Add tcp regs and switch to verilator
2024-08-17 11:56:01 -07:00
Powered by Gitea Version: 1.25.1 Page: 31ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API