13 lines
261 B
Systemverilog
13 lines
261 B
Systemverilog
module addr_decode(
|
|
input logic [15:0] addr,
|
|
output logic ram_cs,
|
|
output logic rom_cs,
|
|
output logic io_cs
|
|
);
|
|
|
|
assign rom_cs = addr[15];
|
|
assign ram_cs = ~addr[15] && addr < 16'h7ff0;
|
|
assign io_cs = addr >= 16'h7ff0 && addr < 16'h8000;
|
|
|
|
endmodule
|