This website requires JavaScript.
Explore
Help
Sign In
bslathi19
/
super6502
Watch
1
Star
0
Fork
0
You've already forked super6502
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
19b13164e9ddf1c83e79b4c3738752f39496f93a
super6502
/
hw
/
efinix_fpga
History
Byron Lathi
19b13164e9
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
..
.gitignore
Update gitignore
2022-12-19 23:13:33 -05:00
debug_profile.wizard.json
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
super6502.peri.xml
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
super6502.pt.sdc
Start over pretty much.
2022-12-19 23:12:22 -05:00
super6502.sv
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
super6502.xml
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
