bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3c44be8e6d86574d157a019bb7810d19b34f4d93
super6502/sw
History
Byron Lathi af60d32679 Remove RAM memory section 
Replace RAM section with SDRAM.

Really this makes no difference than before we added SDRAM except the
name is different. In hardware, the SDRAM acts the same way and is
located in the same space as the RAM was previously.
2022-03-21 14:06:12 -05:00
..
tests
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
.gitignore
Add sim65 tests
2022-03-10 11:06:48 -06:00
board_io.h
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
board_io.s
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
boot.s
Move data data segment to SDRAM
2022-03-17 15:05:25 -05:00
conio.s
Add conio
2022-03-14 22:20:15 -05:00
interrupt.h
Add UART interrupts
2022-03-14 14:57:45 -05:00
interrupt.s
Add irq_set_status
2022-03-14 13:34:33 -05:00
io.inc65
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
irq.c
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
link.ld
Remove RAM memory section
2022-03-21 14:06:12 -05:00
main.c
Add board-io, replace sevenseg in sw
2022-03-18 01:27:55 +00:00
Makefile
Exclude vectors from list of test objects
2022-03-14 13:27:29 -05:00
uart.h
Add uart_rxb
2022-03-14 16:48:24 -05:00
uart.s
Fix bug where A was overwritten in _uart_txb_block
2022-03-14 22:19:19 -05:00
vectors.s
Add interrupt handlers and redo vector locations
2022-03-14 11:54:43 -05:00