bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
aca17a9cf883394354fae7f55bd2e1d1c632526f
super6502/hw/fpga/simulation/modelsim/super6502.sft
Byron Lathi aca17a9cf8 Create quartus project
2022-03-05 17:52:42 -06:00

2 lines
48 B
Plaintext
Raw Blame History

set tool_name "ModelSim-Altera (SystemVerilog)"
Reference in New Issue View Git Blame Copy Permalink