bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
aee04b777a0b253010b6dd48876b7521c0a6835f
super6502/hw/super6502_fpga/super6502_fpga.peri.xml
Byron Lathi cd1dfa39cb Fix PLL settings, add cpu output clock
2024-03-03 09:45:04 -08:00

18 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink