This website requires JavaScript.
Explore
Help
Sign In
bslathi19
/
taxi-bsl
Watch
1
Star
0
Fork
0
You've already forked taxi-bsl
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
56a3c9f1bab83284722cd69bd27dc85e1c8fe391
taxi-bsl
/
tb
/
lss
/
taxi_uart
History
Alex Forencich
c6cbb57fe7
lss: Extract UART data width setting from interface
...
Signed-off-by: Alex Forencich <
alex@alexforencich.com
>
2025-02-26 14:15:42 -08:00
..
Makefile
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00
test_taxi_uart.py
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00
test_taxi_uart.sv
lss: Extract UART data width setting from interface
2025-02-26 14:15:42 -08:00