bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-01-18 01:30:36 -08:00
Code Issues Packages Projects Releases Wiki Activity

dma: Cast RAM address width appropriately

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-12-15 20:53:15 -08:00
parent ec00c2323c
commit 008e06ff48
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/dma/rtl/taxi_dma_client_axis_sink.sv
View File

@@ -245,7 +245,7 @@ always_comb begin
// idle state - load new descriptor to start operation
desc_req_ready_next = enable && active_count_av_reg;
addr_next = desc_req.req_dst_addr & ADDR_MASK;
addr_next = RAM_ADDR_W'(desc_req.req_dst_addr & ADDR_MASK);
last_cycle_offset_next = OFFSET_W'(desc_req.req_len & OFFSET_MASK);
tag_next = desc_req.req_tag;

4
src/dma/rtl/taxi_dma_client_axis_source.sv
View File

@@ -208,7 +208,7 @@ always_comb begin
if (desc_req.req_ready && desc_req.req_valid) begin
read_addr_next = desc_req.req_src_addr & ADDR_MASK;
read_addr_next = RAM_ADDR_W'(desc_req.req_src_addr & ADDR_MASK);
if (PART_COUNT > 1) begin
read_ram_mask_next = {SEGS_PER_PART{1'b1}} << ((((read_addr_next >> PART_OFFSET_W) & ({PART_COUNT_W{1'b1}})) / PARTS_PER_SEG) * SEGS_PER_PART);
@@ -216,7 +216,7 @@ always_comb begin
read_ram_mask_next = '1;
end
axis_cmd_addr_next = desc_req.req_src_addr & ADDR_MASK;
axis_cmd_addr_next = RAM_ADDR_W'(desc_req.req_src_addr & ADDR_MASK);
axis_cmd_last_cycle_offset_next = OFFSET_W'(desc_req.req_len & OFFSET_MASK);
axis_cmd_tag_next = desc_req.req_tag;